Are Associative Arrays Synthesizable?

Sophia Al-Mansoor
Sophia Al-Mansoor
• • 6 min read

But, the Constructs Which Are Used in the Verification Environment Are Non-Synthesizable. They Are as Follows: Dynamic Arrays Dynamic Arrays If You Want to...

Are Associative Arrays Synthesizable?

But, the constructs which are used in the Verification Environment are non-synthesizable. They are as follows: Dynamic arrays

Dynamic arrays
If you want to operate array data after all element had already inserted or deleted, there is a way that try to create a LinkedList or ArrayList, its simply resize, after the data input is finished, you can transfer the ArrayList to an Array, then do all the things you normally to Array.
› questions › how-can-i-make-a-resi...
and associative arrays.

Are arrays synthesizable Verilog?

Verilog arrays are synthesizable, so you can use them in synthesizable RTL code.

Must Read

Are SystemVerilog classes synthesizable?

There is a common misconception that “Verilog” is a hardware modeling language that is synthesizable, and “SystemVerilog” is a verification language that is not synthesizable. That is completely false!

Sophia Al-Mansoor

Sophia Al-Mansoor

Global Business & E-Commerce Reporter
Linkedin Twitter

Sophia analyzes international trade, startup ecosystems, retail transformation, and supply chain logistics for modern digital publications.